Depending on the amount of data to process, file generation may take longer.

If it takes too long to generate, you can limit the data by, for example, reducing the range of years.

Article

Download BibTeX

Title

ADC based on a fully differential current mode integrator

Authors

[ 1 ] Wydział Techniczny, Akademia im. Jakuba z Paradyża | [ P ] employee

Scientific discipline (Law 2.0)

[2.3] Information and communication technology

Year of publication

2019

Published in

Analog Integrated Circuits and Signal Processing

Journal year: 2019 | Journal volume: vol. 100 | Journal number: no. 2

Article type

scientific article

Publication language

english

Keywords
EN
  • Standard digital CMOS technology
  • Low power circuits
  • Analog to digital converters
  • Analog circuit design
Abstract

EN The paper presents current mode Analog to Digital Converters (ADC) for a standard digital CMOS technology in a nm scale. It is shown that such converters composed of a fully differential current mode integrator make it possible to achieve a several-bit resolution necessary for pipeline processing. The proposed fully differential structure provides a 1-bit higher resolution in comparison to a non-balanced structure. The goal of the paper is obtained without voltage increasing above the standard 1.2 V supply. The pipelined ADC, composed of two 5-bits converters, consumes 1.5 mW of power and its Walden figure-of-merit equals 104.34 fJ/conv.

Pages (from - to)

327 - 334

DOI

10.1007/s10470-019-01456-4

URL

https://link.springer.com/article/10.1007/s10470-019-01456-4?wt_mc=Internal.Event.1.SEM.ArticleAuthorOnlineFirst&utm_source=ArticleAuthorOnlineFirst&utm_medium=email&utm_content=AA_en_06082018&ArticleAuthorOnlineFirst_20190428

License type

CC BY (attribution alone)

Open Access Text Version

final published version

Release date

25.04.2019

Date of Open Access to the publication

in press

Ministry points / journal

40.0

Ministry points / journal in years 2017-2021

40.0

Impact Factor

0.925